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  Abstract— Miniature power semiconductor devices mounted on 
printed circuit boards (PCBs) are normally cooled by means of 
PCB vias, copper pads, and/or heatsinks. Various reference PCB 
thermal designs have been provided by semiconductor 
manufacturers and researchers. However, the recommendations 
are not optimal, and there are some discrepancies among them, 
which may confuse electrical engineers. This paper aims to develop 
analytical thermal resistance models for PCB vias and pads, and 
further to obtain the optimal design for thermal resistance 
minimization. Firstly, the PCB via array is thermally modeled in 
terms of multiple design parameters. A systematic parametric 
analysis leads to an optimal trajectory for the via diameter at 
different PCB specifications. Then an axisymmetric thermal 
resistance model is developed for PCB thermal pads where the 
heat conduction, convection and radiation all exist; due to the 
interdependence between the conductive/radiative heat transfer 
coefficients and the board temperatures, an algorithm is proposed 
to fast obtain the board-ambient thermal resistance and to predict 
the semiconductor junction temperature. Finally, the proposed 
thermal models and design optimization algorithms are verified by 
computational fluid dynamics (CFD) simulations and 
experimental measurements. 
  Index terms— thermal resistance model, thermal management, 
printed circuit board (PCB), PCB via, thermal pad. 
NOMENCLATURE 
Bi Biot number 
h Heat transfer coefficient (W/(m2·K)) 
hconv Convective heat transfer coefficient (W/(m2·K)) 
hradi Radiative heat transfer coefficient (W/(m2·K)) 
k Thermal conductivity of a material (W/(m·K)) 
k1 Lateral thermal conductivity of the copper zone 
(W/(m2·K)) 
k2 Lateral thermal conductivity of the FR4 zone 
(W/(m2·K)) 
kCu Thermal conductivity of copper (W/(m2·K)) 
kFR4 Thermal conductivity of FR4 (W/(m2·K)) 
kfiller Thermal conductivity of via filling material (W/(m2·K)) 
l Length of a via array (m) 
Lc Characteristic length of a hot plate (m) 
m1 Number of rows of a via array in Pattern I 
m2 Number of rows of a via array in Pattern II 
n1 Number of columns of a via array in Pattern I 
n2 Number of columns of a via array in Pattern II 
NCu Number of copper layers in a PCB 
P Power loss generated by a heat source (W) 
q Heat flux (W/m2) 
rb Radius of heat source (package) (m) 
rs Radius of middle (copper) zone (m) 
re Radius of outer (FR4) zone (m) 
s Via-to-via spacing (m) 
t PCB thickness(m) 
tCu Thickness of a PCB copper layer (m) 
tPTH Plating thickness of PCB vias (m) 
Tb PCB board (r = rb) temperature (oC) 
Tc Case temperature of a package (chip) (oC) 
Tj Junction temperature of a chip (oC) 
Tt Top case temperature of a package (chip) (oC) 
Ta Ambient temperature (oC) 
w Width of a via array (m) 
 Emissivity of PCB surface 
ba Thermal resistance from the inner zone edge (r = rb) to 
the ambient (oC/W) 
barrel Vertical thermal resistance of the copper barrel in a via 
unit (oC/W)  
cb Thermal resistance from the case to the PCB (r = rb) 
(oC/W) 
unit Vertical thermal resistance of a via unit (oC/W) 
Cu Vertical thermal resistance of the copper layers in a via 
unit (oC/W) 
filler Vertical thermal resistance of the filler in a via unit 
(oC/W)  
FR4 Vertical thermal resistance of the FR4 layers in a via 
unit (oC/W) 
jc Thermal resistance from the junction to the case (oC/W) 
jt Thermal resistance from the junction to the top case 
(oC/W) 
r,ij Radial thermal resistance between outer-zone via layers 
(oC/W) 
sa Thermal resistance from the copper zone edge (r = rs) 
to the ambient (oC/W) 
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ta Thermal resistance from the top case of the chip to the 
ambient (oC/W) 
via Vertical thermal resistance of a via array (oC/W) 
via,n Normalized vertical thermal resistance of a via array 
v,ij Vertical thermal resistance between copper layers of 
outer-zone vias (oC/W) 
 Convective heat transfer parameter depending on PCB 
geometry and orientation 
 Stefan-Boltzmann constant  = 5.670367×10−8 
(W⋅m−2⋅K−4) 
 Time (s) 
 Via diameter (m) 
opt Optimal via diameter (m) 
ea Equivalent thermal resistance from the FR4 zone edge 
(r = re) to the ambient (oC/W) 
sa Equivalent thermal resistance from the copper zone 
edge (r = rs) to the ambient (oC/W) 
ta Equivalent thermal resistance from the top case of a 
package to the ambient (oC/W) 
I. INTRODUCTION 
The volume of modern power semiconductor devices (e.g., 
GaN transistors) are continuingly shrinking in order to achieve 
higher power densities, lower parasitic inductances, and lower 
power losses [1]-[3]. However, thermal management has been 
identified as the main barrier for further power density increase 
[4]. The heat generated inside the miniaturized semiconductors 
must be effectively dissipated to the ambient; otherwise, the 
high junction and board temperatures may cause serious 
reliability issues to the semiconductor, solder, thermal grease, 
and printed circuit board (PCB) [5]-[8]. In addition, suitable 
heat dissipation measures should be considered as early as in 
the design and development phase, because subsequent 
modifications are generally more costly and involve increased 
engineering effort [9], [10]. 
In medium power applications, the surface-mounted devices 
(SMDs) are normally cooled by a heatsink attached to the PCB, 
where the thermal via array provides an effective thermal path 
for the heat transfer [11]-[13]. In low power scenarios, a PCB 
copper pad is typically used for heat spreading, and the SMD 
can be cooled by natural convection [14]. Many reference 
thermal designs can be found from device manufacturers’ 
websites [14]-[18]. However, several problems remain: 
1) the thermal design guidelines recommended by 
manufacturers are not optimal, and they are applicable for 
specific packages only [15], [16]; 
2) inconsistent guidelines; for instance, the thermal via 
diameter should be designed as large to reduce the thermal 
resistance according to [16]; however, [15], [17] and [18] 
recommend smaller via diameters and adopt different via 
pitches. 
Although the computational fluid dynamics (CFD) 
simulations feature high accuracy, the model generation time 
and computational cost could be fairly high [14]. Moreover, 
CFD simulators are expensive and they are not always available 
for electrical engineers. Therefore, it is necessary to develop 
analytical models which enable fast and accurate design 
optimization for thermal vias and pads. 
In the literature, many efforts have been devoted to the 
optimization of PCB thermal vias. The research in [19]-[21] is 
based on either experimental results or CFD simulations; thus, 
not all design scenarios are explored, but only some general 
design guidelines are provided for specific applications. 
Analytical thermal models of vias are built in [11], [22]-[25]; 
unfortunately, only partial parameters are analyzed, and no 
optimal via design is derived. 
For the PCB heat transfer characteristics, the heat conduction, 
convection and radiation all exist, which makes the thermal 
analysis complicated. Texas Instruments have developed an 
online PCB thermal calculation tool based on CFD thermal 
resistance data of different package sizes and pad dimensions 
[26]. However, some important factors (e.g., the PCB thickness, 
number of copper layers, and copper thickness) are not taken 
into account, and also the online tool does not support design 
optimization. In addition to the CFD simulations, some other 
numerical calculation methods are developed [27], [28]. The 
study in [28] deals with a substrate for a ball grid array package, 
where a belt of densely populated vias and two continuous 
copper layers are placed; however, the model is complicated 
and no CFD or experimental verifications are provided. For 
electrical engineers, it is more desirable to have an analytical 
thermal model such that the temperatures of devices with 
different designs and cooling methods can be fast predicted [29], 
[30]. In [14] and [31], an analytical thermal resistance model is 
developed for PCB thermal pads; however, the heat transfer 
boundary and the convective heat transfer coefficient variation 
over the temperature difference are not included, causing 
potential errors between calculations and measurements. 
This paper proposed two new analytical thermal models for 
PCB vias and thermal pads, respectively. For the thermal model 
of PCB vias, a systematic parametric analysis is firstly 
conducted, which leads to a simplified thermal resistance model. 
An optimal design trajectory is then obtained for PCB vias with 
different specifications. After that, an analytical axisymmetric 
thermal resistance model is proposed for PCB thermal pads. 
Taking into account the interdependence between the 
convection/radiative heat transfer coefficients and board 
temperatures, a simple algorithm is developed to size thermal 
pads at different PCB parameters, power losses, ambient 
temperatures, and allowed maximum junction temperatures. 
Finally, CFD simulations and experimental measurements 
verify the developed analytical thermal models. The proposed 
models enable electrical engineers to optimize their PCB via 
design and thermal pad sizing at lower cost and less time effort. 
II. THERMAL MODELING AND DESIGN OPTIMIZATION OF PCB 
VIAS 
A. Thermal Modeling of PCB Vias 
A cluster of PCB plated through holes (PTHs), i.e., vias, can 
provide an effective thermal path, which helps to transfer heat 
from an SMD (chip) to a heatsink. The vertical structure of a 
multilayer PCB with vias is shown in Fig. 1(a). The via 
diameter, via-to-via spacing, and via plating thickness are 
denoted as , s, and tPTH, respectively. The number of copper 
layers and the copper layer thickness are represented by NCu and 
tCu, respectively. 
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For the layout of vias, there are various uniform and non-
uniform design options. For the sake of simplicity, this paper 
focuses on two simple uniform patterns, denoted as Pattern I 
and Pattern II, as illustrated in Fig. 1(b) and (c), respectively. 
However, the derived method can be applied to other vias 
layout with minor modifications. The length, width, and 
thickness of the PCB via array are denoted as l, w, and t, 
respectively. Normally, the PCB thickness is much smaller than 
its length and width. Also, the attached heatsink has a large heat 
dissipation capability. Therefore, it is assumed that the heat 
generated inside the SMD is transferred in the vertical direction 
only. Accordingly, the PCB via array in each pattern can be 
divided into multiple via units, as indicated by the dashed box 
in Fig. 1. It is seen from the horizontal cross-sections of the via 
array that the basic via unit in Pattern I is a square of ( + s) × 
( + s), whereas that in Pattern II is rectangular with [√3( + 
s)/2] × ( + s). If the PCB via array size (l and w) and via 
parameters ( and s) are fixed, and the array parameters (l and 
w) are much larger than the via unit parameters ( and s), then 
the numbers of vias that Patterns I and II can accommodate are 
calculated as 
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    It is seen from (1) that Pattern II can accommodate 
approximately 2 / 3 1  = 15.5% more vias than Pattern I. 
As can be seen from Fig. 1, there are three vertical thermal 
paths for each via unit, i.e., the via filler, the via barrel, and the 
copper and flame retardant 4 (FR4) layers, whose vertical 
thermal resistances are represented by barrel, filler, and Cu + 
FR4, respectively, as below 
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Fig. 1.  Structure and layout of PCB via array. (a) Vertical structure of a 
multilayer PCB with vias. Top view of via array in (b) Pattern I and (c) Pattern 
II. 
where kfiller, kCu and kFR4 represent the thermal conductivities of 
via filling material, copper, and FR4, respectively. Thus, the 
vertical thermal resistance of a via unit can be calculated as 
4
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From the perspective of vertical heat transfer, the via units are equivalently connected in parallel, and therefore the total 
vertical thermal resistances of a via array of l  w  t can be obtained as  
 
,
1 1
,
2 2
,   Pattern I
,  Pattern II
unit I
via
unit II
m n
m n
 (4)  
To simplify the following theoretical analysis, the thermal resistance of a via array is normalized based on the thermal 
resistance of an FR4 pad with the same size (l  w  t), yielding (5). 
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B. Parametric Analysis and Design Optimization of PCB 
Vias 
TABLE I 
THERMAL CONDUCTIVITIES OF MATERIALS AT 25 OC [33]-[36] 
Material Copper 
SnAgCu 
solder 
FR4 Air at 
atmospheric 
pressure 
Through-
plan  
In-plane 
Thermal 
conductivity 
393 
W/(mK) 
57.3 
W/(mK) 
0.29 
W/(mK) 
0.81 
W/(mK) 
0.026 
W/(mK) 
 
Since multiple design variables are included in the thermal 
resistance model, it is difficult to directly apply (5) in 
practical design optimization. Hence, it is necessary to 
conduct a parametric analysis on (5). 
The thermal conductivity of a material is a measure of its 
ability to conduct heat. It is evaluated primarily in terms of 
the Fourier’s law for heat conduction. The general equation 
for thermal conductivity is [32] /k q T , where q is 
the heat flux (W/m2) and T  represents the temperature 
gradient (K/m). The thermal conductivities of the materials 
used in this paper are listed in Table I. The standard IPC-
6012 specifies a minimum copper plating thickness of 20 µm 
for Class 1 PCBs, and 25 µm is a standard via plating 
thickness [37]. Thus, tPTH = 25 µm is used in the following 
analysis.  
1) Via-to-Via Spacing s 
Based on (5), the curves of the normalized via thermal 
resistance with respect to the via-to-via spacing s can be 
depicted for different filler materials, PCB thicknesses, and 
via diameters, as shown in Fig. 2. It is seen that the 
normalized via thermal resistance via,n always rises when 
the via-to-via spacing s increases, regardless of the PCB 
thickness, via filling material and via diameter. Therefore, s 
should be designed as small as possible in order to reduce the 
thermal resistance of PCB via array. In practice, however, 
the allowed minimum via-to-via spacing depends on PCB 
manufacturing capability and is cost sensitive. Generally, 8 
mil (0.2 mm) is a commonly-specified minimum via-to-via 
spacing by most PCB manufacturers, and therefore, s = 0.2 
mm is used in the following analysis and experiments. 
t = 0.6 mm
t = 1 mm 
t = 1.6 mm 
 = 1 mm 
 = 0.1 mm 
 = 0.5 mm 
 = 0.2 mm 
(a)
t = 0.6 mm
t = 1 mm 
t = 1.6 mm 
 = 1 mm 
 = 0.1 mm 
 = 0.5 mm 
 = 0.2 mm 
(b)
Via-to-via spacing s (m)
Via-to-via spacing s (m)
 
Fig. 2.  Dependence of the normalized thermal resistance of via array in 
Pattern I on the via-to-via spacing s with two via filling materials: (a) air 
with a thermal conductivity of 0.026 W/(mK), and (b) solder with a thermal 
conductivity of 57.3 W/(mK).  
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Fig. 3.  Dependence of the normalized thermal resistance of via array in Pattern I on the number of copper layers NCu, copper thickness tCu, and PCB thickness 
t with different via filling materials. (a) Air with thermal conductivity kfiller = 0.026 W(mK) and PCB thickness t = 0.6 mm; (b) Air with thermal conductivity 
kfiller = 0.026 W(mK), PCB thickness t = 1.0 mm; (c) Air with thermal conductivity kfiller = 0.026 W(mK), PCB thickness t = 1.6 mm; (d) Solder with thermal 
conductivity kfiller = 57.3 W(mK), PCB thickness t = 0.6 mm; (e) Solder with thermal conductivity kfiller = 57.3 W(mK), PCB thickness t = 1.0 mm; (f) Solder 
with thermal conductivity kfiller = 57.3 W(mK), PCB thickness t = 1.6 mm. 
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Fig. 4.  (a) Optimal trajectories of via diameter  and via-to-via spacing s with respect to the filler thermal conductivity. Dependence of the normalized 
thermal resistance of via array on the diameter  at different PCB thicknesses and filler thermal conductivities for (b) Pattern I and (c) Pattern II. 
2) Number of layers NCu, PCB Thickness t, and Copper 
Layer Thickness tCu 
    The dependence of the normalized thermal resistance of a 
PCB via array, via,n, on the number of copper layers NCu, 
copper thickness tCu, and PCB thickness t is shown in Fig. 3. 
As can be seen, the parameters NCu, tCu and t, have a 
negligible impact on the normalized thermal resistance, 
implying that the copper and FR4 layers have a much higher 
thermal resistance compared to the vias. Thus the heat is 
mainly transferred through the vias, and (5) can be simplified 
as 
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Fig. 5.  Thermal resistances of outer-zone vias. (a) Vertical structure of a 
multilayer PCB with both inner- and outer-zone vias and a large heatsink. 
(b) Top view of inner- and outer-zone vias. The red lines represents the 
isothermal lines, and the distributed outer-zone radial thermal resistances 
are lumped together. (c) Equivalent thermal resistance network of the PCB 
with both inner- and outer-zone vias. 
    With the same area for the via array, the thermal resistance 
of Pattern II is about √3/2 = 86.6% of that in Pattern I. 
From (6), we can also obtain the optimal via diameter for 
both patterns, which can achieve the minimum thermal 
resistance, i.e., 
2 ( 2 )( )
, Patterns I & II
2 ( )
PTH PTH Cu filler
opt
PTH Cu filler filler
t s t k k
t k k k s
 (7) 
    According to (7), the optimal trajectory of the via diameter 
 with respect to the filler thermal conductivity can be 
depicted, as shown in Fig. 4(a). Then, the dependence of the 
normalized thermal resistance on the via diameter  and the 
filler material is illustrated in Fig. 4(b) and (c). For each filler 
material, there is an optimal via diameter which can achieve 
the minimum thermal resistance; the minima trajectories are 
also depicted in Fig. 4. When the vias are not filled, the 
optimal via diameter is about 0.25 mm; if  = 0.8 mm is 
chosen, then there will be a 44% increase in the thermal 
resistance. When the vias are filled up with SnAgCu solder 
(kfiller = 57.3 W/mK), then the optimal via diameter is about 
0.8 mm; if  = 0.2 mm is chosen, then there will be a 23% 
increase in the thermal resistance. 
    Ref [16] uses SnAgCu solder as the filler material of vias, 
and therefore recommends large via diameters. By contrast, 
[15], [17] and [18] recommend smaller via diameters (0.3 
mm, 0.2 mm, and 0.33 mm, respectively) for unfilled vias. 
Also, the via-to-via spacing values in [15], [17] and [18] are 
designed as 0.34 mm, 1 mm, and 0.34 mm, respectively. 
Compared with the recommended designs in [15], [17] and 
[18], the thermal resistance of a via array with the proposed 
optimal trajectories (see Fig. 4) can be reduced by 47%, 
89.5%, and 46.4%, respectively. 
C. Modeling of Outer-Zone Vias 
In some cases, the heatsink is larger than the chip, and thus 
the outer-zone vias can be added around the inner via array 
to further decrease the equivalent thermal resistance between 
the case and the heatsink, as shown in Fig. 5. For the sake of 
simplicity, only via Pattern I is considered herein. The PCB 
vias can be divided into two zones, i.e., the inner-zone via 
array directly beneath the chip, and the outer-zone vias 
around the inner-zone via array, as illustrated in Fig. 5(a) and 
(b). 
1) Lumped Thermal Resistance Model 
Since there is a uniform heat source on the inner via array, 
and a powerful heatsink beneath the PCB, the radial-
direction heat transfer of the inner-zone via array is not 
pronounced compared with the vertical direction. Therefore, 
only the vertical thermal resistance is considered for the 
inner-zone via array, and it is divided into NCu-1 parts which 
represent the thermal resistances between the NCu copper 
layers. As for the outer-zone vias, the radial and vertical heat 
transfers are equally pronounced. Hence, both the distributed 
radial and vertical thermal resistances are taken into account, 
as shown in Fig. 5(a). 
It is assumed that the lateral boundary of the inner-zone 
via array is isothermal. Also, multilayer outer-zone vias are 
evenly placed around the inner-zone via array, as shown in 
Fig. 5(b). It implies that each layer (in the radial direction) of 
the outer-zone vias can be also regarded isothermal, as 
indicated by the red lines in Fig. 5(b). Then the distributed 
outer radial and vertical thermal resistances can be lumped 
together, yielding an equivalent thermal resistance network, 
as shown in Fig. 5(c). 
By applying the similar principle as in Section II-A, the 
lumped outer-zone radial and vertical thermal resistances, 
i.e., r,ij and v,ij, can be obtained as 
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Fig. 6.  Simplification of a three-terminal thermal resistance grid network. 
Each thick solid line represents a resistor. The terms “Series”, “D-Y” and 
“Cross” represent the series transformation, D-Y transformation, and cross 
transformation of resistor network, respectively. 
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Fig. 7.  Schematic of the cross transformation of a four-terminal resistor 
network unit. The cross transformation can be decoupled into a D-Y 
transformation and a Y-D transformation. r,i(j-1), r,ij, v,(i-1)j, v,ij and c,ij 
represent the original thermal resistance, whereas 'r,i(j-1), 'r,ij, 'v,(i-1)j, 'v,ij 
and c,(i-1)(j-1) denote the corresponding thermal resistances after the cross 
transformation. 
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Fig. 8.  Characteristics of thermal resistance of PCB vias with respect to the 
maximum layer number j of outer-zone vias at different parameters. The 
PCB length l = 5.6 mm, width w = 5.6 mm, thickness t = 1.6 mm, and the 
number of copper layers NCu = 4. (a) Fixed parameters: via diameter  = 
0.25 mm, and filler material is air; variables: copper layer thickness tCu, via-
to-via spacing s, and the maximum outer layer number j. (b) Fixed 
parameters: tCu = 70 mm, s = 0.2 mm; variables: filler material, via diameter 
, and the maximum outer layer number j. 
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 (8) 
where i represents the copper layer order, and j denotes the 
outer via layer order. 
Meanwhile, it is observed from (8) that both the radial and 
vertical outer-zone thermal resistances are functions of j, 
implying the two types of thermal resistances vary with 
respect to the outer via layer number. Therefore, the thermal 
resistances of the network shown in Fig. 5(c) are not identical. 
2) Derivation of Equivalent Thermal Resistance 
The equivalent thermal resistance of the complicated 
network shown in Fig. 5(c) can be derived by performing 
analog circuit simulations with given radial and vertical 
thermal resistance values as (8). However, there are multiple 
design variables (e.g., , s, j) and system parameters (l, w, tCu, 
kfiller, tPTH, NCu, t), which implies that the method of circuit 
simulation does not support systematical parametric analysis. 
Hence, a simplification method consisting of various steps of 
network transformations is proposed to derive the equivalent 
thermal resistance of Fig. 5(c), as illustrated in Fig. 6. Apart 
from the basic series and D-Y transformations, a new 
transformation termed as cross transformation is introduced 
in this paper, as shown in Fig. 7. The cross transformation 
can be decoupled into a D-Y transformation and a Y-D 
transformation. As shown in Fig. 7, the resulting resistances 
after a cross transformation can be expressed by  
'
,
'
,
'
, ( 1)
'
,( 1)
,( 1)( 1
, ,
, , ,
, ,
, , ,
, ( 1) , ( 1) ,( 1)
,( 1) ,( 1) , ( 1)
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(1 / )
(1
r ij c ij
r ij v ij c ij
v ij c ij
r ij v ij c ij
r i j r i j v i j
v i j v i j r i j
v i j r i
r i
j
j
v ij
r i j o
v i j o
c i j v ( 1) / )i j o
(9) 
where , , , , ,/ ( )v ij r ij r ij v io j c ij . 
Multiple transformations of a thermal resistance grid 
network give rise to lengthy and unwieldy expressions. 
Therefore, a simple algorithm is developed in MATLAB to 
obtain the final equivalent thermal resistance of the 
complicated network (Fig. 5(c)) with any values. 
3) Parametric Analysis 
Based on the proposed thermal resistance model for outer-
zone vias, the dependence of the ultimate thermal resistance 
of PCB vias on multiple design variables and parameter is 
plotted in Fig. 8. If the maximum outer via layer number 
equals 0, then it means that there are only inner-zone vias. It 
is seen from Fig. 8 that the thermal resistance decreases with 
the increase of the outer via layer number. However, the 
thermal resistance reduction becomes insignificant when the 
outer via layer number exceeds a certain range, e.g., [2, 4]. It 
is also observed that the thermal resistance is always 
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inversely proportional to the via-to-via spacing s; thus, s 
should be designed possibly small. According to Fig. 8(b), 
one can conclude that the filler material and via diameter 
affect the thermal resistance as well. In the case of air filling, 
the optimal diameter is 0.25 mm. In the case of solder as filler 
material, the via diameter should be designed larger to 
decrease the thermal resistance. 
III. THERMAL MODELING AND SIZING OF PCB PADS 
    For the natural convection in the air, the flow remains 
laminar when the temperature difference involved is less 
than 100 oC and the characteristic length of the body is less 
than 0.5 m [38], which is almost always the case in electronic 
systems. Therefore, the airflow in the following analysis is 
assumed to be laminar. The natural convection heat transfer 
coefficient for laminar flow of air at atmospheric pressure, 
hconv, and the radiation heat transfer coefficient hradi are [38] 
 
0.25
2 2
[( ) / ]
[( 273) ( 273) ]
[( 273) ( 273)]
conv x a c
radi x a
x a
conv radi
h T T L
h T T
T T
h h h
 (10) 
where Tx is the PCB surface temperature, Ta is the ambient 
temperature, and h is the total heat transfer coefficient. The 
PCB mask is an epoxy-based lacquer, which is an organic 
material and has a high emissivity of about 0.9 [39]. 
A. Model Simplification 
Fig. 9(a) shows the vertical cut plane of a multilayer PCB 
with a chip soldered. As can be seen, multiple vias are 
normally used to provide an efficient thermal propagation 
path from the chip to the PCB. Then the heat spreads radially 
inside the PCB which is further vertically cooled by 
convection. For the heat transferred inside the PCB, it is 
obvious that the source originates from the center area. 
In addition to the heat source, there are two heat transfer 
zones, i.e., the middle zone (copper zone) within [rb, rs] and 
the outer zone (FR4 zone) within [rs, re]. For the radial heat 
conduction, the equivalent thermal conductivities in the two 
zones can be calculated by [25] 
 1 4
2 4
/ (1 / )Cu Cu Cu FR Cu Cu
FR
k k N t t k N t t
k k
 (11) 
    If the convective resistance is much larger than the 
conductive resistance, then the temperature drop over the 
thickness of a pad is negligible [40]. Thus, the pad can be 
considered thin, and heat conduction occurs in the radial 
direction. This assumption holds true when the Biot number 
Bi is small, i.e., [41] 
0.1
ht
Bi
k
                          (12) 
Substituting (11) into (12) yields 
 
4
4
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t ht k
N t
k k
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Fig. 9. Simplified PCB model. (a) Vertical cut plane of a multilayer PCB; 
(b) Heat transfer in a circular PCB: heat conduction in the radial direction, 
convection and radiation in the axial direction. 
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Fig. 10. Lower boundaries of NCutCu at different PCB thicknesses and heat 
transfer coefficients in order to satisfy Bi < 0.1. 
Based on (13), the lower boundary of NCutCu with respect to 
the PCB thickness is depicted at different heat transfer 
coefficients. With the natural convection, the heat transfer 
coefficient is normally smaller than 16 W/(m2 K) [42]. 
When the PCB is composed of FR4 only (i.e., NCutCu = 0), 
its in-plane thermal conductivity reaches the minimum kFR4. 
In order to satisfy Bi < 0.1, the maximum PCB thickness is 
2.2 mm when h = 16 W/(m2 K). As the decrease of h, the 
allowed maximum PCB thickness increases. 
In most cases, there is at least one-layer 0.5-oz copper in 
a PCB, yielding a total copper thickness of NCutCu = 17.5 mm. 
As can be seen from Fig. 10, the lower boundary of NCutCu is 
far below 17.5 mm even when the PCB thickness reaches 5 
mm. Hence, PCBs can be considered thin, and the 
temperature drop over their thicknesses can be neglected. 
Actual semiconductor chips and PCBs are typically 
rectangular. Due to the phenomena of radial heat conduction 
and vertical heat convection in the PCB thermal system 
shown in Fig. 9(a), it is much easier to analyze the thermal 
resistance in the cylindrical coordinates. Hence, the 
rectangular heat source and PCB pad are transformed to 
axisymmetric circular ones based on ensuring that the total 
area remains the same, as shown in Fig. 9(b). An 
axisymmetric heat source (package) is located at the inner 
radius, and the outer edge is assumed to be isothermal. 
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B. Heat Transfer in a Circular PCB 
    The general three-dimensional heat-conduction equation 
in cylindrical coordinates is [43] 
 
2 2 2
2 2 2 2
1 1T T T T P k T
r r k cr r z
 (14) 
where r, , and z denote the radial, azimuthal, and vertical 
coordinates, respectively, T represents the temperature,  
denotes time, P  denotes the power generated per unit 
volume,  k represent the thermal conductivity of a material, 
ρ is the density, and c is the specific heat. 
As discussed in Section III-A, PCB pads can be regarded 
thin due to the negligible temperature drop over the vertical 
direction. Assume that the thermal pad is of central 
symmetry, and thus, the heat transfer in the azimuthal 
direction can be neglected as well. When the steady state of 
the thermal system is reached, the temperature does not 
change with time , and thus, (14) can be simplified as 
 
2
2
d 1 d
0
dd
T T P
r r kr
 (15) 
The PCB is cooled by means of natural convection and 
radiation. Based on Newton’s Law, we have 
 ( )z aP hA T T  (16) 
where the temperature-dependent parameter h represents the 
sum of convective and radiative heat transfer coefficients, 
and Az denotes the PCB cooling area. 
Substituting (16) into (15) yields 
 
2
2
d 1 d
( ) 0
dd
a
T T h
T T
r r ktr
 (17) 
where t denotes the PCB thickness. 
According to Fourier’s law, the transferred power can be 
expressed by 
 
d d
2
d dr
T T
P kA k rt
r r
 (18) 
where Ar is the PCB area in the radial direction when the 
radius equals r. 
    The general solutions of (17) and (18) can be obtained as 
 0 0
1 1
( ) ( )
2 [ ( ) ( )]
T aI z bK z
P ktz aI z bK z
 (19) 
where DT = T – Ta, / ( )z r h kt , I0 is the modified 
Bessel function of the first kind and order 0, I1 is the modified 
Bessel function of the first kind and order 1, K0 is the 
modified Bessel function of the second kind and order 0, K1 
is the modified Bessel function of the second kind and order 
1, and a and b are arbitrary constants. Eliminating a and b, 
and applying the two-port theory yield 
 i j ij ij j
ij
i j ij ij j
T T A B T
P P C D P
T  (20) 
where the subscript i and j represent the sending and 
receiving ports at any locations, Tij is the transmission matrix, 
/ ( )i iz r h kt , 1 0 0 1[ ( ) ( ) ( ) ( )]ij j j i i jA z I z K z I z K z ,  
/ ( )j jz r h kt , 
0 0 0 0[ ( ) ( ) ( ) ( )] / (2 )ij j i i jB I z K z I z K z kt , 
1 1 1 12 [ ( ) ( ) ( ) ( )]ij i j j i i jC ktz z I z K z I z K z , and 
0 1 1 0[ ( ) ( ) ( ) ( )]ij i j i i jD z I z K z I z K z . 
    The heat transfer from rs to re (including radial conduction 
and axial convection and radiation) can be illustrated with a 
two-port system, i.e., the temperature potential DTs and heat 
flow Ps can be obtained as (20). Assume that the outer edge 
of r = re is adiabatic in the horizontal direction, i.e., Pe = 0, 
then the thermal resistance from rs to the ambient, sa, can 
be derived as 
 
0 0
s e se se e
se
s se se
T T A B T
P C D
T  (21) 
 s se
sa
s se
T A
P C
 (22) 
As for the two-port system from rb to rs, we have  
0
0
b s bs bs s e
bs bs se
b s bs bs s
bs se bs se bs se bs se e
bs se bs se bs se bs se
T T A B T T
P P C D P
A A B C A B B D T
C A D C C B D D
T T T
 (23) 
    Then the thermal resistance from rb to the ambient, and the 
temperature at rb can be obtained  
 b bs se bs se
ba
b bs se bs se
T A A B C
P C A D C
 (24) 
 b a b baT T P  (25) 
where Pb represents the power injected to the board. 
    Manipulating (21) and (23) yields the equivalent thermal 
resistance from rs to the ambient and the thermal resistance 
from re to the ambient when an axisymmetric heat source is 
located at rb 
s se
sa s a b sa
b bs se bs se
T A
T T P
P C A D C
 (26) 
1e
ea e a b ea
b bs se bs se
T
T T P
P C A D C
 (27) 
    It should be noted that sa and ea are defined similarly to 
the thermal metric JT adopted by the industry (JEDEC 
Standard: JESD51-2 [44]). They are not true thermal 
resistances but can be used to calculate the temperatures at rs 
and re. 
    The analysis above is carried out by assuming the heat 
source, copper pad and PCB are circular. The equivalent 
radius of a rectangular pad can be approximated by 
/x x xr a b  where ax and bx are the rectangular side 
lengths, and the subscript ‘x’ denotes ‘b’, ‘s’, and ‘e’. 
C. Heat Transfer Boundary 
In order to satisfy the boundary condition that there is no 
conductive heat flow at re, the thermal resistance sa (22) is 
investigated with respect to different parameters, i.e., re, t, 
and h, as shown in Fig. 11(a). When rs is specified, the  
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Fig. 11.  (a) Curves of the thermal resistance sa with respect to rs and re. (b) 
The heat transfer boundary re versus the copper radius rs and the ratio kt2h. 
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Fig. 12.  Equivalent thermal resistance diagram for a DPAK package 
mounted on a PCB. The thermal resistance of the thin solder between the 
package and the PCB is small and therefore is neglected [45]. 
thermal resistance sa decreases with respect to the increase 
of re; however, the decrease of sa becomes insignificant 
when re exceeds the inflection point rec, which means that the 
heat flow beyond rec can be negligible and the inflection 
points can be chosen as the heat transfer boundary. It should 
be noted that rec depends on both the copper radius rs and the 
ratio of k·t to h2, i.e., kt2h = kt / h2. It is quite difficult to 
directly obtain the analytical expression of rec. Therefore, 
curve fitting is carried out, as shown in Fig. 11(b). It is found 
that the outer radius re can be determined by 
 0.09523 ( 0.005)e kt h sr r  (28) 
D. Algorithm for Copper Pad Sizing 
When an SMD is mounted on a PCB, the heat generated 
inside the device will dissipate in two parallel pathways: one 
is from the junction, then to the top case, and finally to the 
ambient; the other is from the junction to the bottom case, 
then to the board, and finally to the ambient. The heat flow 
rates in the two paths are termed as Pt and Pb, respectively. 
Obviously, we have P = Pt + Pb. Fig. 12 shows the equivalent 
thermal resistance diagram for a DPAK package mounted on 
a PCB. 
If all the thermal resistances are known, then the top-case 
and junction temperatures can be predicted by 
( )jc cb ba
t ta a b ta a
jt ta jc cb ba
P
T T P T
 (29) 
where the equivalent top-case-ambient thermal resistance 
( )jc cb ba ta
ta
jt ta
 (30) 
 
( )( )jt ta jc cb ba
j a
jt ta jc cb ba
P
T T  (31) 
    If the top-case temperature Tt and other thermal resistances 
are determined, then the board-ambient thermal resistance 
ba can be expressed as 
( )ta jt ta
ba jc cb jt ta
ta a t
P
P T T
   (32) 
For the heat transfers from the junction to the top case, 
from the junction to the case, and from the case to the board, 
there is only heat conduction, and therefore the 
corresponding thermal resistances jt, jc, and cb are 
constant if neglecting the relatively small material property 
variation over temperature. However, the heat transfers from 
the top case to the ambient and from the board to the ambient 
involve convection and radiation. Hence, the thermal 
resistances ta and ba are temperature dependent.  
    As seen from (25)-(27), and (29), a temperature Tx can be 
obtained by 
 x b x aT P T  (33) 
where Tx denotes the temperature Tb, Ts, Te or Tt, and x 
represents the thermal resistance ba, sa, ea or ea. It is 
concluded from (10) that x is a monotonically decreasing 
function of Tx: 
 ( )x x xf T  (34) 
    The higher the temperature Tx, the lower the thermal 
resistance x. Substituting (34) into (33) yields  
 ( ) ( )x b x x a x xT P f T T T  (35) 
Due to the fact that both Pb and x are positive, x(Tx) = 
Pbx + Ta is always larger than Ta. The thermal resistance x 
is a monotonically decreasing function of Tx, and therefore 
x(Tx) is also monotonically decreasing with respect to Tx. 
The full expression of (35) can be obtained by substituting 
(10), (24), (26), (27) and (29) into (33). However, the final 
transcendental equations do not have analytical solutions. 
Therefore, the fixed-point iteration method [46] is used to 
obtain the solution of (35). The iterative scheme with the 
recursive relation is 
 , 1 ,( )x c x x cT T  (36) 
where the subscript “c” represents the iteration order. Fig. 
13. shows the fixed-point iterative trajectories of Tx = x(Tx) 
at different initial points. The solution, i.e., temperature 
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Fig. 13.  Fixed-point iterative schemes at different initial points. (a) The 
initial point equals the ambient temperature, i.e., Tx,0 = Ta; (b) the initial point 
is lower than the ambient temperature, i.e., Tx,0 < Ta; (c) The initial point is 
higher than the ambient temperature, i.e., Tx,0 > Ta. 
point (Tx*, Tx*) locates in the shaded region, i.e., Tx > Ta and 
Ty > Ta. Therefore, the initial iteration value of Tx,0  Ta 
enables fewer iteration times, as illustrated in Fig. 13. 
However, it is noted that when the initial value Tx,0 is smaller 
than Ta, it takes only one iteration before the iterative value 
enters the shaded region. This is because that x(Tx) = Pbx 
+ Ta is always larger than Ta. Hence, the iteration speed does 
not vary much with respect to the initial value Tx,0. 
A fixed-point iteration based algorithm taking into 
account all the five thermal resistances shown in Fig. 12 is 
developed to design the copper pad size, as shown in Fig. 14. 
Before the design, the system parameters, e.g., the ambient 
temperature Ta, total Power loss P, PCB thickness t, copper 
thickness tCu, number of copper layers NCu, package radius rb, 
junction-top-case thermal resistance jt, junction-case 
thermal resistance jc, case-board thermal resistance cb, 
allowed maximum junction temperature Tjmax, should be 
determined. Then, a small initial value is given to the copper 
pad radius rs before the four initial given temperatures Tt,g, 
Te,g, Ts,g, and Tb,g, are initialized as Tt,0, Te,0, Ts,0, and Tb,0, 
respectively. Then the heat transfer coefficients h1 and h2 can 
be calculated based on (10), and the thermal resistances ta, 
ba, sa, and ea can be obtained accordingly. After that, the 
calculated temperatures Tt,c, Te,c, Ts,c and Tb,c are compared 
with the given temperatures Tt,g, Te,g, Ts,g, and Tb,g; also the 
errors can be obtained, i.e., t = Tt,c -  Tt,g, e = Te,c -  Te,g, s = 
Ts,c -  Ts,g, and b = Tb,c -  Tb,g. If the absolute error x is greater 
than the preset limit lmt, then the given temperature Tx,g will 
be updated by the calculated temperature Tx,c and the 
subscript x represents ‘t’, ‘e’, ‘s’, or ‘b’. If all four 
temperatures errors are smaller than lmt, then the algorithm  
proceeds to calculate the junction temperature Tj according 
to (31). If the calculated Tj is higher than the allowed 
maximum junction temperature, then the copper pad radius 
re will be increased. Otherwise, it implies that current copper 
pad radius re is large enough for cooling. In this way, we can 
find the minimum re which helps to achieve the maximum 
power density while meeting the thermal specifications. 
Give an initial copper pad radius rs
Give an initial temperature Te,g
Calculate thermal resistances ta, ba, 
sa, and ea based on (39), (24), (26) 
and (27), respectively
Tb,g = Tb,c  
Obtain the error between given and 
calculated temperatures
t = Tt,c -  Tt,g, e = Te,c -  Te,g, 
s = Ts,c -  Ts,g, and b = Tb,c -  Tb,g
Give an initial temperature Ts,g
Give an initial temperature Tb,g
Calculate the heat transfer coefficients 
h1 and h2 based on (10)
|b| < set?
|s| < set?
|e| < set?
Ts,g = Ts,c  
Te,g = Te,c 
Yes
Yes
Yes
No
No
No
Give an initial top-case temperature Tt,g
Calculate temperatures Tt,c, Te,c,Ts,c, and 
Tb,c based on (29),  (27), (26), and (25), 
respectively
Input parameters:
• Ambient temperature Ta
• Power loss P
• PCB thickness t
• Copper thickness tCu
• Number of copper layers NCu
• Package radius rb
• Junction-top-case thermal 
resistance jt
• Junction-case thermal resistance 
jc
• Case-board thermal resistance cb 
• Allowed maximum junction 
temperature Tjmax
|t| < set? Tt,g = Tt,c 
Yes
No
Increase rs
Stop and Save
Tj,c < Tjmax?
Yes
No
Calculate junction temperature Tj based 
on (31)
 
Fig. 14.  Flowchart of sizing a PCB thermal pad to satisfy the requirement 
of below the specified maximum junction temperature. 
Fig. 15 shows the elapsed time to run the algorithm shown 
in Fig. 14 with MATLAB 2018b. Although a small 
temperature error limit 0.01 oC is set, the average elapsed 
times are as short as approximately 30 ms. Also, it is seen 
that the average times do not vary significantly for the three  
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Fig. 15.  Elapsed time to run the algorithm in Fig. 14 with MATLAB 
R2018b. 
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Fig. 16.  (a) DPAK package structure; (b) Simplified package outline 
dimensions of diode VS-6EWL06FN-M3 [49]. 
selected initial iteration values, which agrees well with 
previous analysis. Nevertheless, the iteration can be further 
accelerated by using advanced methods, e.g., the Aitken’s 
delta-squared process [47] and the Steffensen’s method [48]. 
E. Thermal Modeling of DPAK Package 
As mentioned before, when an SMD is mounted on a PCB, 
the equivalent thermal resistance diagram is shown in Fig. 
12. Apart from the board to ambient thermal resistance ba, 
the realization of the proposed algorithm shown in Fig. 14 
also requires the knowledge of the other four thermal 
resistances cb, jt, ta, and jc. The case-board thermal 
resistance cb can be obtained from the analysis in Section 
II. For the other three thermal resistances jt, ta, and jc, 
however, they are package dependent and are usually not 
available in datasheets. Therefore, the detailed structure 
model and simplified package outline dimensions of DPAK 
package are derived, as shown in Fig. 16. 
    An analytical model of the thermal resistance ta is firstly 
developed. Its side and top surfaces are cooled by natural 
convection and radiation. Thus, the heat transfer from the 
surfaces of the diode to the ambient involves the heat 
conduction, convection and radiation, and the heat transfer 
coefficient depends on both the ambient temperature and the 
temperature difference between the surfaces and the ambient.  
Assume that the package is placed horizontally, and its 
surfaces share the same temperature Tt. For the horizontal top 
surfaces of the molding resin and die pad (see Fig. 16(b)), 
their areas are 1 1 1horA a b and 2 2 2horA a b , respectively. 
Based on [38], the characteristic lengths of the two 
rectangular surfaces under natural convection can be 
calculated as , 1 1 1 1 1/ [( ) / 2]c horL a b a b and
, 2 2 2 2 2/ [( ) / 2]c horL a b a b , respectively. Then, we can 
obtain the convective heat transfer coefficients of the two top 
surfaces [38], i.e.,  
0.25
, 1
0.25
1 1 1 1
0.25
, 2
0.25
2 2 2 2
, 1
, 2
[( ) / ]
[( )( ) / (2 )]
[( ) / ]
[( )( ) / (2 )]
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hor t a
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t a
T T L
a b T T a b
T T L
a
h
h
b T T a b
    (37) 
where hor = 1.32 is a constant for horizontal plates [38]. 
Similarly, the convective heat transfer coefficients of the 
vertical surfaces of the molding resin and die pad with areas 
of 1 1 1 1 2 22 ( )verA c a b a c and 2 2 2 2( 2 )verA c a b  can 
be obtained as 
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where ver = 0.59 is a constant for vertical plates [38]. 
Considering both the convection and radiation, the 
thermal resistance from the package surface to the ambient 
can be obtained as 
1 , 1 1 2 , 2 2
0.25 0.25
1 1 1 1 1 2 2 2 2 2
1 1
1 , 1 2 , 2
1
1 2
1
( ) ( ) ( ) ( )
2 ( )( [( ) / ] ) ( 2 )( [(
1
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ta
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i
c a b T T c h c a b T
A h h A h h
T c h
a
h
b
A h h A h
a 0.25 0.251 1 1 1 2 2 2 2 2 2 2)( ) / (2 )] ) ( [( )( ) / (2 )] )t a radi hor t a radib T T a b h a b a b T T a b h
 (39) 
where the radiative heat transfer coefficients 
2 2
1 1 ( 273 273)[( 273) ( 273) ]radi a t a th T T T T  and 
2 2
2 2 ( 273 273)[( 273) ( 273) ]radi a t a th T T T T  are 
for the molding resin surface and the tab surface, respectively; 
1 and 2 are the emissivities of the molding resin and tab  
 
surfaces, respectively. 
    As for the other two thermal resistances jc and jt, their 
values relate to the conductive heat transfer inside the DPAK 
package, and therefore CFD simulations with ANSYS 
Icepak 18.0 are conducted, as discussed in Section IV-A. 
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Fig. 17  CFD simulations of PCBs with the simulation tool ANSYS 
IcepakTM 18.0. The top surface of each PCB generates 1-W power loss, 
whereas the bottom surface is fixed at the ambient temperature Ta = 20 
oC. 
PCB parameters in common: 5.6-mm length  5.6-mm width 1.6-mm 
thickness, 4 copper layers, and 2 oz for each layer. (a) Temperature contour 
on a vertical cut plane of the PCB without vias; (b) Temperature contour on 
a vertical cut plane of the PCB with unfilled vias of 0.25-mm diameter; (c) 
Temperature contour on a horizontal cut plane of the PCB with unfilled vias 
of 0.25-mm diameter. 
IV. CFD SIMULATION AND EXPERIMENTAL VERIFICATIONS OF 
PROPOSED THERMAL MODELS 
A. CFD Simulations 
ANSYS Icepak provides powerful electronic cooling 
solutions which utilize the ANSYS Fluent CFD solver for 
thermal and fluid flow analyses. In order to verify the 
proposed thermal models of PCBs, CFD simulations are 
conducted in ANSYS Icepak 18.0 with the pressure-based 
ANSYS Fluent solver [50], [51]. 
The CFD simulation results of a PCB via array for the 
DPAK  package are shown in Fig. 17. As can be seen, the 
thermal resistance of the PCB pad is significantly reduced 
from 120.3 K/W (no via, see Fig. 17(a)) to 1.86 K/W (via 
diameter  = 0.25 mm, see Fig. 17(b)). 
The calculated and simulated results for different via 
patterns, diameters and filler materials are shown in Fig. 18.  
(a) 
[15]
(b)  
Fig. 18. Comparison between the calculated and simulated thermal 
resistance of DPAK (TO252) via array with different parameters: (a) Pattern 
I and (b) Pattern II. 
It is seen that there is a good agreement between calculations 
and simulations. Also, it indicates that a proper design of the 
vias (i.e., the pattern, diameter, filler material, etc) enables a 
remarkable reduction for the thermal resistance. Compared 
to the reference design provided in [15], the thermal 
resistance can be reduced up to 62%, i.e., from 2.63 K/W (see 
Fig. 18(a)) based on [15] to 0.98 K/W with the proposed 
optimal design trajectory (Pattern II,  = 0.8 mm, solder 
filling, see Fig. 18(b)). 
As mentioned in Section III-E, a detailed structural model 
has been built for the DPAK package based on real 
dimensions. Thermal simulations are then performed in 
ANSYS Icepak 18.0 to obtain the junction-case and junction-
top-case thermal resistances jc and jt, as shown in Fig. 
19(a) and (b). It is found that the two thermal resistances are 
jc = 2.47 oC/W and jc = 44.12 oC/W, respectively. 
    To verify the built analytical thermal resistance model of 
ta, multiple CFD simulations are also conducted in ANSYS 
Icepak 18.0, as shown in Fig. 19(c) and Fig. 20. It is seen that 
there is a negligible error (maximum error = 3.2 %) between 
the simulations and the analytical results (39). 
B. Experimental Verifications 
A curve tracer B1506A from Keysight Technologies is 
used to measure the I-V characteristics of a batch of VS-
6EWL06FN-M3 diodes, as shown in Fig. 21(a). It is seen 
that the voltage drop difference is small. For instance, when 
the forward current IF = 3 A, the maximum forward voltage 
difference is 0.944 V - 0.93 V = 0.014 V, which represents 
only 1.5% of the average forward voltage 0.934 V.  
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(a)                                        (b) 
 (c)  
Fig. 19.  CFD simulation results of diode VS-6EWL06FN-M3 in ANSYS 
Icepak 18.0. (a) Simulation results for the junction-case thermal resistance 
jc; boundary conditions: 1-W power loss is generated on the top surface of 
the die, the case temperature is fixed at the ambient temperature 20 oC, and 
other surfaces of the diode are adiabatic. (b) Simulation results for the 
junction-top-case thermal resistance jt; boundary conditions: 1-W power 
loss is generated on the top surface of the die, the top-case temperature is 
fixed at the ambient temperature 20 oC, and other surfaces of the diode are 
adiabatic. (c) Simulation results for the top-case-ambient thermal resistance 
ta; boundary conditions: 0.2-W power loss is injected on the top surface of 
the die, and the surfaces of the diode are opening to the ambient. 
Analytical
CFD simulated
Ta = 0 
oC 
Ta = 20 
oC 
Ta = 40 
oC 
 
Fig. 20.  Comparison between CFD simulations and the analytical model 
(39) for the top-case-ambient thermal resistance of the DPAK diode VS-
6EWL06FN-M3. 
Nevertheless, the 16 diodes with close I-V characteristics 
(maximum forward voltage difference = 0.08% at IF = 3 A) 
are used to build the experimental setups for PCB thermal 
measurements, as shown in Fig. 21(b) and (c). Nevertheless, 
the I-V characteristic of a diode varies significantly with the 
junction temperature. In order to make sure that all the diodes 
generate the same power loss, each diode is connected to a 
separate dc power source. Also, a voltage meter and a current 
meter are used to monitor the consumed power by each diode. 
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(c)  
Fig. 21. Experimental setups. (a) Measured IF-VF curves of 50 VS-
6EWL06FN-M3 diodes at 25 oC by using a curve tracer B1506A from 
Keysight Technologies. (b) Photo of the experimental setup for PCB vias. 
Each diode is soldered on a heatsink-cooled PCB with a specified via design. 
(c) Photo of the built PCB thermal pads with different copper areas. 
The vertical structure of a diode mounted on a heatsink-
cooled PCB is shown in Fig. 22(a). For the power loss 
generated inside the diode and dissipated to the ambient, two 
heat transfer paths exist, i.e., the one through the diode’s top 
case, and the other one through the diode’s bottom case, PCB 
vias, and heatsink. The equivalent thermal resistance 
diagram is shown in Fig. 22(b). In addition to the thermal 
resistance of PCB via via, other thermal resistances (e.g., jc, 
jt, ha, ta, solder, and TIM) also affect the cooling of the 
diode. In contrast to the junction temperature of a diode, the 
top-case temperature Tt can be more easily measured with an 
infrared camera, and also Tt can be calculated with (40) if all 
thermal resistances are known. 
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Fig. 22.  (a) Vertical structure and (b) equivalent thermal resistance diagram 
when a DPAK diode VS-6EWL06FN-M3 is mounted on a heatsink-cooled 
PCB. jc, jt, ha, and ta represent the junction-case, junction-top-case, 
heatsink-ambient, and top-case-ambient thermal resistances, respectively. 
solder and TIM denote the thermal resistances of the solder and thermal 
interface material (TIM) layers, respectively. 
( )ta jc solder via TIM ha
t a
jt ta jc solder via TIM ha
P
T T
 (40) 
The thermal resistances from the top-case to the ambient 
and from the heatsink to the ambient, ta and ha, are 
temperature-dependent, and thus, it is difficult to directly 
obtain their values. Hence, an equivalent top-case to ambient 
thermal resistance ta is introduced, which is defined as 
 t ata
T T
P
 (41) 
where P represents the total power loss generated inside the 
chip. Substituting (40) to (41) yields 
1
( )
/ 1 1
(1 / )
ta jc solder via TIM ha
ta
jt ta jc solder via TIM ha
jt ta
jc solder via TIM ha ta
via ta jt ta jc solder TIM ha
(42) 
It is seen from (42) that the thermal resistance of a PCB 
via array is proportional to the equivalent top-case-ambient 
thermal resistance ta. If other thermal resistances stay the 
same, then ta can be used to reflect the thermal resistance 
of PCB vias with different designs.  
Each diode in Fig. 21(b) is controlled to generate a 2.8-W 
power loss. When the steady state is reached, the temperature 
contour of the experimental setup is captured by an infrared 
camera, as shown in Fig. 23. Then, the top-case temperature 
and the equivalent top-case-ambient thermal resistance of 
each diode can be obtained, as listed in Table II. Without 
solder filled, the via diameter of 0.25 mm helps the diode 
achieve the lowest top-case temperature and the smallest 
equivalent top-case-ambient thermal resistance. When the 
vias are filled up with high-thermal-conductivity solder, then 
the via array with  = 0.8 mm has the minimum thermal 
resistance. Furthermore, it is seen that the via array in Pattern 
II has a lower thermal resistance than Pattern I when other 
parameters remain the same. These trends agree pretty well 
with the theoretical analysis done in Section II. 
The experimental setup for the thermal measurements of 
PCB pads is shown in Fig. 21(c). As can be seen, the diodes 
are mounted on four 2-layer PCBs (70-mm copper thickness 
for each layer) with different sizes of copper pads. Each 
diode is connected to a dc power source, and thus the diode 
is able to generate power losses, which are further conducted 
to the thermal pad and dissipated to the ambient by natural 
convection. A voltage meter and a current meter are used to 
measure the power loss generated by each diode. For each 
measurement, the power losses of the four diodes are 
controlled to the same value. The steady-state thermal 
images of the diodes are captured for different power losses 
(i.e., P = 0.5 W and P = 1 W) and different sizes of copper 
pads, as shown in Fig. 24. 
Fig. 25 (a) and (b) presents the measured and calculated 
junction and top-case temperatures in the two cases of P = 
0.5 W and P = 1 W. As can be seen, there is a significant top-
case temperature difference between the existing model [14], 
[31] and the measurements, especially when the copper pad 
radius is small. In contrast, the proposed model in Section III 
is able to more accurately predict the top-case temperature. 
The maximum operating junction temperature of the 
selected diode VS-6EWL06FN-M3 is 175 oC [49]. For 
reliability reasons, the maximum junction temperature Tjmax 
should be smaller than a lower value, e.g., Tjmax = 125 oC. In 
this case, the required minimum copper radius can be found, 
as illustrated in Fig. 25 (a) and (b). If the maximum power 
loss of the diode is 0.5 W, then the minimum copper radius 
re is 2.8 mm based on the proposed model. In contrast, the 
existing model provides a minimum copper radius of 6.1 mm, 
which corresponds to an around 375% increase for the 
copper pad area compared to the design of re = 2.8 mm. If 
the maximum power loss of the diode is 1 W, then the 
minimum copper radius re is 5.9 mm according to the 
proposed model. However, the existing model shows the 
minimum rs is 9.7 mm. That means a 170 % increase for the 
copper pad area.  
Substitute the measured top-case temperatures into (32), 
and then the thermal resistance from the board to the ambient 
can be derived, as shown in Fig. 25(c). To make a 
comparison, the results from the existing model and the 
proposed model (24) are shown in Fig. 25(c) as well. It can 
be seen that there is a remarkable error between the 
measurements and the results from the existing model. 
However, a good agreement can be achieved between the 
measurements and the results from the proposed model. 
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Fig. 23.  Thermal image of the experimental setup when each diode generates a power loss of 2.8 W. 
 
TABLE II 
MEASURED TOP-CASE TEMPERATURE AND EQUIVALENT TOP-CASE-AMBIENT THERMAL RESISTANCE OF DPAK DIODES VS-6EWL06FN-M3 WHEN 
THE COOLING CONDITIONS, POWER LOSS AND AMBIENT TEMPERATURE ARE SPECIFIED AS FIG. 22. 
Pattern 
Filler 
material 
 = 0.2 mm  = 0.25 mm  = 0.4 mm  = 0.8 mm 
Tt ta Tt ta Tt ta Tt ta 
Pattern I Solder 68.2 oC 15.43 oC/W 67.3 oC 15.1 oC/W 66.4 oC 14.8 oC/W 65.7 oC 14.5 oC/W 
Pattern II Air 72.9 oC 17.1 oC/W 72.4 oC 16.9 oC/W 72.6 oC 17.0 oC/W 74.8 oC 17.8 oC/W 
Pattern I Air 75.2 oC 17.9 oC/W 74.1 oC 17.5 oC/W 74.6 oC 17.7 oC/W 76.5 oC 18.4 oC/W 
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Fig. 24.  Thermal images of diodes mounted on PCBs with different power losses and different sizes of copper pads.
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Fig. 25.  Comparison of the junction and top-case temperatures between 
measurements and calculations when (a) 0.5-W and (b) 1-W power losses 
are generated inside the diode. (c) Comparison of the board-ambient thermal 
resistances obtained from the measurements, the existing model [14], [31] 
and the proposed model. 
V. CONCLUSIONS 
This paper proposes two analytical thermal resistance 
models and two design optimization methods for PCB vias 
and thermal pads. CFD simulations and experimental 
measurements verify the developed thermal models and 
optimal designs. 
1) When other PCB parameters are determined, the via-
to-via spacing should be designed possibly small, and 
there exists an optimal via diameter which can help to 
achieve the minimum thermal resistance for PCB vias; 
2) Both the via layout of Pattern II and solder filling 
contribute to further reductions to the thermal 
resistance of PCB vias; 
3) The existing analytical thermal resistance model for 
PCB pads overestimates the junction temperatures of 
SMDs, whereas the proposed model enables a more 
accurate junction temperature prediction. 
    Therefore, the proposed thermal models enable engineers 
to fast and easily optimize the design of PCB vias and 
thermal pads. 
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